Résumé. 2014 On présente une nouvelle structure de dispositif à couplage de Abstract. 2014 A novel charge-coupled device structure operating by transferring charge packets on two distinct levels which are overlaid in the semiconductor bulk is described and analysed. This bulk-integrated device is twice as compact and has a reduced driving power consumption per bit, compared to conventional buried-channel CCD's, still enjoying bulk-channel operation. Furthermore, the overlaid CCD can be employed to perform certain operations that could otherwise be performed only at greater expense. The penalty is a smaller charge-carrying capacity of the deeperlaying transfer level.
1. Introduction. -Surface charge-coupled devices (CCD's), as originally described [1] and butiedchannel CCD's [2] , [3] form a class of functional semiconductor devices which have developed tremendeously in a very short time. A novel CCD structure (the overlaid CCD [4] ) is described and analysed in this paper. The device operates by moving charge packets within two distinct bulk-integrated transfer channels. Thereby it has an increased density per unit area and a reduced driving power consumption per bit, compared to conventional bulk CCD's, for both analog and digital applications. In addition, owing to its bulkintegrated nature, the overlaid CCD The signal charges can be electrically introduced at the inputs (e.g. A, and Bl) by using the strongly doped islands and input techniques similar to those used for conventional CCD's [5] . A plan view of the input structure is sketched in figure 3a and a cross section normal to the direction of charge transfer is shown in figure 3b . A common input gate is used to perform electrical input into both channels : holes injected by the p+ input island and electrons injected by the n+ input island are collected underneath the control gate, within the p-channel and n-channel, respectively. A similar layout arrangement applies for the output structure (the pair of output diodes used for signal readout).
Alternatively, the two channels can be used to store and transport carriers optically generated by back-side or front-side illumination. The incident radiation must not however be too penetrating in order for the carriers to be generated only in the region between the interface and the potential minimum position (when the p-channel is desired to collect the photogenerated .' charge and front-side illumination is used) or beyond the potential maximum position ( [5] , [6] , [7] . Thus analysis of one unit cell has been developed. Figure 5 shows a three-dimensional representation of the potential in the semi-conductor, for one cell of a fourphase device with a Gaussian doping profile of the surface p-layer. Detailed computer simulations have been performed assuming arbitrary impurity profiles for the buried layers and variable amounts of signal charges contained in the two channels. The study was directed towards assessing the distinguishing features of the structure and evaluating the relative influences of the design parameters on the operational performances. An important operational characteristic is the charge handling ability. The charge capacity of the p-channel (closer to the surface) was found to be about the same as that of a regular buried-channel CCD, i.e. between 20 % and 70 % of the chargecarrying capacity of a surface-channel CCD of similar dimensions. The charge capacity of the n-channel is obviously smaller since the separation between the channel and the gate electrodes is greater.
For typical design parameters the charge capacity of the n-channel was found to lay in the range 10 %-40 % of that of the upper channel.
The potential transfer speeds in the two channels can be estimated by considering the single-carrier transit times associated with the respective channel fields. It was found that although the penetration of the fields beneath the transfer electrodes is comparatively higher in the deeper-laying channel, the average drift-aiding field is lower than that in the upper channel. Consequently, the transfer speeds are very dissimilar on the two levels in the case of an n-substrate device. For p-substrate devices, which have the p-channel located closer to the interface, the transfer speeds differ only slightly, since the higher electron mobility balances the effect of the lower average field in the n-channel. In this case, the single-carrier transit time for a two-phase device ranges between 1.2 ns and 3.5 ns, depending primarily upon the clock voltage swing and electrode length.
Special emphasis was placed upon investigating the distribution of the signal charges within th1t two channels. Figure 6 A single row of electrodes being used to drive both channels, the power consumption per bit is smaller than that of a conventional single-channel bulk CCD of similar dimensions. The major limitation of the overlaid CCD appears to be the smaller chargecarrying capacity per unit area of the lower channel, which may affect the operational performance in certain analog applications. This is however a small price to be paid for the attractive capabilities of the device, which stem from the bulk-integration concept.
